

NONVOLATILE SEMICONDUCTOR MEMORIES

YUKUN HSIA

谢波昆

UNIVERSITY OF SANTA CLARA
SANTA CLARA, CA. 95053

MICROPROCESSOR DIVISION
FAIRCHILD/SCHLUMBERGER
450 NATIONAL AVENUE
MOUNTAIN VIEW, CA. 94043

11 MAY, 1984

NONVOLATILE SEMICONDUCTOR MEMORIES

● CLASSIFICATION BY FUNCTION

ROM

PROM

EPROM

E2PROM

● CLASSIFICATION BY TECHNOLOGY

INTERCONNECT DEPENDENT STORAGE

FLOATING GATE STORAGE

GATE INSULATOR STORAGE

SEAN P. DeFuria

The greatest-capacity nonvolatile memories available commercially.




Type	Capacity	Bits per chip	Cost \$	Cost per bit \$	Technology	Line width, μm	Average access time, ns	Power dissipation, mW	Manufacturer
ROM	1 mb	1048 576	—	—	CMOS	2.0	350	70	Hitachi Ltd.
PROM	64 kb	65 536	50	0.000763	Bipolar	4.0	40	120	Fairchild Camera and Instrument Corp.
	64 kb	65 536	50	0.000763	Bipolar	4.0	40	770	Fujitsu Ltd.
	64 kb	65 536	100	0.001526	Bipolar	5.0	60	800	Harris Corp.
EPROM	256 kb	262 144	—57	0.000332	NMOS	2.0	200	550	Intel Corp.
	256 kb	262 144	344	0.001274	NMOS	2.5	170	525	Advanced Micro Devices
EEPROM	64 kb	65 536	—	—	NMOS	2.1	200	825	Imase Corp.

Mark A. Flachetti

1978 SPENCER JOURNAL 1984

3112

RECEIVED
DEC 29 1999
FENWICK & WEST




Introduction to MOS LSI design

J. MAYOR, M.A. JACI, P.B. DENTER

Sample ROM cell (silicon-gate NMOS) with metal bit lines shown cut away to reveal programming transistors.

DEPLETION MASK PROGRAMMING OF MOS ROM







Fig.1. Cell area versus bit density for mask ROMs in the past 5 years.



Toshiba Corp.




Technology

Organization	128K words x 8b
Cell size	5.2 x 6.4mm ²
Chip area	7.08 x 7.7mm ²
Address access time	80ns
Cycle time	80ns
Power supply	5V
Active current	8mA at 100MHz cycle time
Standby current	0.01µA
Package 1	28 pin, 600 mil DIP

TABLE 2.—Summary of typical characteristics.




The Double LOCOS (DL) process.



(a)

(b) The equivalent circuit of the cell.



An example of the programmed SADL cell array.

IBM 80

A NEW CELL FOR HIGH CAPACITY MASK ROM BY THE DOUBLE LOCOS TECHNIQUE

Noriaki Sato, Takahiro Nawata, and Kunihiro Wada
IC Development Division, Fujitsu Limited

CMOS PROM with Polysilicon Fusible Links




Fig. 1. (a) Layout of the 4-bit cell. (b) Single-bit equivalent circuit.



Fig. 2. SEM photograph of a 4-bit cell.




Fig. 3. Profile of the proctol.






Fig. 4. Block diagram of the PROM.



Schematic of read path and delay circuit.



The programming circuitry.

TABLE 1

TYPICAL DEVICE CHARACTERISTICS	
ORGANIZATION	1K WORD x 8 BIT
DIODE SIZE	2.0K x 0.5mm
COLUMSEL LE NOTING	2.0mm
P-CHANNEL	2.0mm
GATE OXIDE	400 Å
JUNCTION DEPTH	0.2mm
IN	0.2mm
THRESHOLD	1.0V
N-CHANNEL	1.0V
P-CHANNEL	1.0V
CHIP ENABLE ACCESS TIME	50ns
STANDBY POWER CONSUMPTION	5μW
ACTIVE POWER CONSUMPTION	10mW

MEZZGER: 10K CMOS PROM WITH POLY-SI FUSIBLE LINKS

Junction-Shorting PROM




Fig. 1. Block diagram of a 64 bit PROM with an 8192 word x 8 bit organization.





Fig. 2. Partial equivalent circuit and cross section of memory cell array. (a) Combinations of programmable elements (p-n diode) and p-n-p transistor. (b) Cross section.

Declassify/February 24, 1993

SCALING DATA FOR THE 256-K (PROMABLE) PROGRAMMABLE READ-ONLY MEMORY					
Parameter	64-K chip	Constant load scaling factor	Theoretical 256-K chip	Actual scaling factor	Actual 256-K chip
Cell area	180 μm^2	K^{-2}	40 μm^2	$\sim \text{K}^{-2}$	20 μm^2
Flattening oxide	720 Å	K^{-1}	380 Å	$\sim \text{K}^{-1}$	370 Å
Control oxide	800 Å	K^{-1}	480 Å	K^{-1}	480 Å
Channel doping	$9 \times 10^{18} \text{ cm}^{-3}$	K^{-1}	$1.5 \times 10^{18} \text{ cm}^{-3}$	K^{-1}	$1.5 \times 10^{18} \text{ cm}^{-3}$
Threshold voltage	1.0 V	K^{-1}	0.8 V	$\sim \text{K}^{-1}$	0.8 V
Cell current	100 μA	K^{-1}	20 μA	$\sim \text{K}^{-1}$	10 μA
Read voltage	1.0 V	K^{-1}	0.8 V	$\sim \text{K}^{-1}$	0.8 V
Program voltage	21 V	K^{-1}	11 V	$\sim \text{K}^{-1}$	13 V




EPROM Cross-Section

1384-V144

by M. Van Breda, M. Hoffer, G. Korsh, B. Lee, S. Lee,
D. Tang, G. Teng, B. Fouts, P. Dang, and W. Fisher, Intel Corp., Santa Clara, Calif.

Electronics/February 24, 1993



1. Scaled. Two-informer design also squeezes the E-PROM cell down to 8 by 8 μm . The active channel area, beneath the floating polysilicon gate, is just 1 by 1.2 μm . The n^+ regions are 0.6 μm deep.

SEEQ Technology, Inc.

714 828 912

DEC-29-69 MED 11:50 AM





TABLE I—Characteristics of 256K CMOS EPROM

Physical Characteristics	Electrical Characteristics
Min. memory (on future date)	100 μ A
Cell size	100 μ A
Die size	100 mW at 5 V, R _{IS}
Organization	125 m (typ.)
	12 to 16 V
	0.5 m/byte
	Programming voltage
	Programming time



EPROM Deprogramming

History

- Recurrent problem with floating-gate EPROM devices

Impact on Devices

- Previously written memory bits become erased when exposed to high voltages on device control-gate with source and drain grounded or at low potential
- Failure mechanism is also manifested as immediate retention loss or failure to write (program)
- Also as Read-disturb

Impact on Product Yield

- Deprogramming reduces yield

EPROM Device Operational Modes

Operation	Node Voltage		V_S	V_G	V_D
			Gnd	5 V	≈ 1.6 V
Selected Device	Read		Gnd	≈ 25 V	16-18 V
Unselected Device	Write		Gnd	≈ 25 V	Gnd
	Write Inhibit on Same Word Line		Gnd	≈ 25 V	Gnd
Write Inhibit on Same Bit Line			Gnd	\approx Gnd	16-18 V

EPROM Deprogramming

Deprogramming Model


- **Loss of stored charges from floating-gate to control-gate on unselected devices during Write operation**

Loss Mechanism



- **Asperities or other surface features found on floating-gate polysilicon surface or in the interpoly oxide cause localized enhancement of electric field which promotes Fowler-Nordheim emission of stored charges**
- **Overly sharp edges on floating-gate poly under control-gate overlap region causing Fowler-Nordheim emission of stored charges**

3808 EPROM Poly Profiles


Ideal




Actual



Actual



Ideal



(Drawing courtesy of A. Mecchi)

1384-YMB

P.07

714 020 4146

DEC-29-99 MED 11:52 VHL



The Impact of Processing Conditions on EPROMsperities and Device Programming

Yukun Hsia and Y. C. Mei

EPROM Deprogramming

Potential Processing Solutions

■ Asperity Related

- Poly deposition temperature
- Poly doping temperature
- *Increased poly doping level*
- Poly anneal
- Pre-oxidation clean
- *Higher interpoly oxidation temperature*
- HCl Interpoly oxidation
- Post-oxidation anneal

■ Edge Effect Related

- Etch slope control through alteration of etch ambient
- Higher interpoly oxidation temperature

Experiment Result Summary

(Exclusive of Interpoly oxide temperature and doping level)

Asperity Related

- Lower poly deposition temperature
 - Problem with uniformity control
- Increased poly doping temperature
 - Deprogramming increased
- Poly anneal
 - No effect discernible
- Pre-oxidation RCA clean
 - No effect discernible
- HCl Interpoly oxidation
 - Small Improvement observed
- Post-oxidation anneal
 - Not investigated


Edge related

- Etch slope control
 - SF_6 showed small improvement


Summary of Successful Results on Deprogramming Experiments

Interpoly oxide temperature and doping level experiments


Process Variation	Total Wafers	Total	Good Func	Good Write	Good Ver 1	Good Ver 2	Good Die	% Yield	512 Bits Sampled	Bits	% Defect
IPOX	5 2(2030) 3(2031)	1014	506 58%	269 46%	249 93%	228 92%	216 95%	21	497	7	0.003
V/I	5 5(2030)	940	468 50%	325 69%	318 98%	317 99%	317 100%	34	379	0	0.000
Control	5 4(2030) 1(2035)	949	471 50%	325 69%	217 67%	28 41%	36 41%	4	366	181	0.097



INTEL EEPROM



HUGHES EEPROM



MICRON EEPROM

Cross-Sections of Floating Gate EEPROMs

A 95nm CMOS EEPROM

Richard Zenas, Chun Ho, Thomas Cheng
Erel Microelectronics, Inc.




FIGURE 1-Cell comparisons showing reduced size; the 16K1 EEPROM cell uses 1.2um design rules; scaled EEPROM cell uses 1.5um design rules.

FABRICATION TECHNOLOGY	CMOS FLOATING GATE
DESIGN RULES	1.5um
LITHOGRAPHY	STEPPER
PHYSICAL CHARACTERISTICS	
DIE SIZE	141 x 278 mm
ORGANIZATION	4K x 8
PACKAGE	24 PIN
DC PERFORMANCE	FULLY STATIC
OPERATION	5 VOLTS
SUPPLY VOLTAGE	50mA
ACTIVE CURRENT	10uA (CMOS OUTPUT LEVELS)
STANDBY CURRENT	TTL
I/O LEVELS	
AC PERFORMANCE	
ADDRESS ACCESS TIME	55 ns
CHIP SELECT TIME	40 ns
WRITE TIME	1 ms

TABLE 1-Summary performance.

TRANSISTOR TYPE	OPERATING VOLTAGE (V)	FUNCTION DEPTH (um)	OXIDE THICKNESS (u)	CHANNEL LENGTH (um)
HIGH VOLTAGE	5	0.8	200	3.0
LOW VOLTAGE	5	0.5	300	1.0

*NOT BOTH N AND P CHANNELS

TABLE 2-Junction depth, oxide thickness and channel length for N- and P-channel high and low-voltage transistors used in chip.

A 64Kb CMOS EEROM with 8o-Chip ECC
 Seniory Mehraiz, Tsung-Ching Wu, Ts-Long Chiu, Guo-Ping
 SEEQ Technology, Inc.

Process	N-well CMOS on epi
Minimum feature size	1.5µm
Metall pitch	6µm
N to P spacing	9µm
Poly-Si I Gate Oxide	400Å
Poly-Si II Gate Oxide-Nitride	400Å
Tunnel dielectric	85Å Oxynitride
Cell size	65 sq. µm
Die size	182 sq. mils
Programming time	1µs
Endurance	> 10 ⁶ program/erase cycles
Access time	100ns
Active current	20mA
Standby current	1µA

TABLE 1—Characteristics of 64Kb CMOS EEROM

© 1984 IEEE International Solid-State Circuits Conference





FIGURE 1—(a)—SEM photograph of a two-transistor EEROM cell with byte selection device, (b)—cross sectional view of floating poly EEROM, (c)—spreading resistance measurements under p⁺ source/drain diffusion.




FIGURE 2-Functional block diagram of on-chip error checking and correcting circuit.




FIGURE 3-Functional block diagram of self-timed pre-granting operation.




FIGURE 3--Schematic of core simplification.




FIGURE 4—High voltage decoding during programming.




Fig. 1. Effect of Temperature on Charge Trapping in Oxidized

REFERENCES

HIGH TEMPERATURE AND EXTENDED ENDURANCE CHARACTERISTICS OF EBROM

Ching S. Jeng, Ping Wong and Bharati Joshi
SEEQ Technology, Inc., San Jose, Ca
and
Chenming Hu
University of California, Berkeley, Ca




Fig. 2. Effect of Temperature on the Endurance of Single EBROM Cells. Plotted are W/E Threshold Window vs. Number of W/E Cycles.

DEC-29-99 MED 11:58 VHL

714 020 4146

P. 17

IEEE STANDARD

644 681-1976




Fig 1
MNOS Transistor

4SV-Only SR EPROM

David D. Donofrio, Edward H. Hanington, Louis J. Tom
NCA Microelectronics Division

FIGURE 3—The 8-gate memory cell, layout (a), cross section(b).





FIGURE 2—Typical data retention/refresh curves measured on a 4Kb test chip. Data points are determined by checking for a read failure with varying the memory gate voltage.

PROCESS	SiO ₂ (SILICON-NITRIDE- OXIDE-SILICON)
OPERATION	FULLY STATIC
ORGANIZATION	4K WORDS X 8 BITS
PAGE SIZE	16 WORDS
PACKAGE	28 PIN
CELL SIZE	.39 μm ²
CHIP SIZE	42K μm ² (27mm ²)
ERASE MODES	BULK (4K BYTES) PAGE (16 BYTES)
WRITE MODES	1 TO 16 BYTES
ERASE/WRITE TIME	100 ms/10 ms
ENDURANCE	10 ⁴ ERASE/WRITE CYCLES
RETENTION	10 YEARS @ 125°C
READ CYCLES	UNLIMITED
ACCESS TIME	300 ns
ACTIVE POWER	450 mW
STANDBY	150 mW
TEMPERATURE RANGE	-55 TO 125°C

TABLE 1—Main features of the SR EPROM.

A 5V Only EEPROM with Internal Program/Erase Control
 Art Lancaster, Bob Johnsons, Jeff Christ, Gerry Telford, David Wheaton
 Intersil Corp.




FIGURE 2—Functional block diagram.




FIGURE 1—Physical memory cell.

PROGRAM/ERASE MODE		(1) SPECIFICATIONS	
CONTROL		Read Access Time	MIN
A0 & A13 control during PE before Cycle		Cycle time	<200 ns
MODE	A0	Program time	10 ms
Program	0	Erase time	100 ms
Read-Only	1	(None or Array)	
Read-Only-Non-Erase	1	Read Access Time	100 ns
Program	1	Read Access Time	100 ns

FIGURE 3—Program/erase control and specifications.

© 1988 IEEE International Solid State Circuits Conference






Figure Comparison of the Effect of Endurance Cycling on Memory Thresholds for the MDC MNOS, Hitachi MNOS and Intel Flotox Nonvolatile Memory Transistors

MNOS Data Retention




Zero-bias retention plot of the MNOS.



Data retention, MNOS array.

MSIA: MNOS LSI MEMORY DEVICE

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. ED-24, NO. 5, MAY 1977



United States Patent 4,063,267

Inventor: Yehuda Hadas, San Jose, Calif. Dec. 13, 1977

YUKUN HSIA

K. L. NGAI


MINOS TRAPS AND TAILORED TRAP DISTRIBUTION GATE DIELECTRIC MINOS

PRESENTED AT THE 1979 INTERNATIONAL CONFERENCE
ON SOLID STATE DEVICES


AUGUST 27-29, 1979, TOKYO, JAPAN

MICROSCOPIC MODEL OF MEMORY TRAPS


CHEMICAL REACTION FOR FILM FORMATION




ELECTRON EXCHANGE TO FORM AMPHOTERIC TRAPS



ELECTRON ENERGY DIAGRAM OF MNOS STRUCTURE



ALL ENERGY VALUES IN EV



PROPERTIES OF NITRIDE APTLY INTERPRETED BY THE MODEL

- ELECTRON AND HOLE TRAPS ARE EQUAL IN NUMBER
- CHARGE TRAPS ARE DISTRIBUTED IN THE NITRIDE BULK
- TRAPS ARE CHARGED
- EXCESS SILICON IN NITRIDE IS OBSERVED WITH SPECTROSCOPY
- LOWER NH_3/SiH_4 RESULTS IN LARGER THRESHOLD WINDOW
- N IMPLANT INCREASES NET POSITIVE FIX CHARGES WITH
NEGATIVE SHIFT OF C-V HYSTERESIS
- B IMPLANT INCREASES NET NEGATIVE FIX CHARGES WITH
POSITIVE SHIFT OF C-V HYSTERESIS

EFFECT OF HYDROGEN ON MEMORY TRAPS


• $\equiv \text{Si}-\text{H}$ BONDS ARE OBSERVED IN LOW TEMPERATURE DEPOSITED NITRIDE



• SIMILARLY, DURING ENDURANCE CYCLING, IT IS POSTULATED THAT




AND/OR




**MNOS THRESHOLD WINDOW (ΔV_T) VERSUS $\text{NH}_3:\text{SiH}_4$
RATIO USED IN NITRIDE DEPOSITION (770°C NITROGEN
CARRIER CVD NITRIDE)**

$\text{NH}_3:\text{SiH}_4$ RATIO	250:1	175:1	125:1	75:1	50:1
V_T IN VOLTS	9.9	10.8	11.7	14.4	15.7


MNOS RETENTION VS SIN COMPOSITION





Yukun Hsia, Eden Mei and Kia L. NOAI


Proceedings of the 14th Conference (1982 International) on Solid State Devices, Tokyo, 1982;
Japanese Journal of Applied Physics, Volume 22 (1983) Supplement 22-1, pp. 89-93



MNOS Retention-Endurance Characteristics
Graded Nitride Dielectric


Yukun Hsia, Eden Mei and Kia L. Ngai

Proceedings of the 14th Conference (1982 International) on Solid State Devices, Tokyo, 1982;
 Japanese Journal of Applied Physics, Volume 22 (1983) Supplement 22-1, pp. 69-63



Appl. Phys. Lett., Vol. 41, No. 2, 18 July 1982

K. L. Ng and Y. H. Hsieh




A 1V-Only Single Chip Microcomputer with Removable SRAM
Piero Marini, Roberto Finatini, Maurizio Gaibotti

305-A775, MITel, Italy

714 020 4146

CELL CHARACTERISTICS	
POWER SUPPLY	1.0V
OPERATING CURRENT	100 nA
MAX. FREQUENCY	1.0 MHz
TEMPERATURE RANGE	-40 to +85°C
PHYSICAL CHARACTERISTICS	
CELL SIZE	0.5 μm
CELLS/mm ²	1.0 × 10 ⁶
INTERNAL MEMORY	16 Kbytes
OP AND DATA MEMORY	16 Kbytes
ELECTRICAL CHARACTERISTICS	
MAX. INPUT	10 V
MAX. OUTPUT	0.5 V
MAX. CURRENT	100 μA

TABLE 1—Physical, electrical and performance characteristics



Photograph of 1V-only single chip microcomputer with removable static RAM.

© 1984 IEEE International Solid State Circuits Conference